FGMOS current mirror: Behaviour and bandwidth enhancement
IR@NPL: CSIR-National Physical Laboratory, New Delhi
View Archive Info| Field | Value | |
| Title |
FGMOS current mirror: Behaviour and bandwidth enhancement
|
|
| Creator |
Sharma, S.
Rajput, S. S. Mangotra, L. K. Jamuar, S. S. |
|
| Subject |
Computer Operations and Hardware
Electronics and Electrical Engineering |
|
| Description |
This paper presents a high performance, resistively compensated low voltage current mirror using floating gate MOSFETs (FGMOS). The compensation technique desensitizes the output current and input compliance voltage with respect to the process generated variations in the threshold voltages of the mirroring transistors. Theoretical and simulation results exhibit an appreciable increase in bandwidth of the current mirror for this compensation technique. The operation of these circuits has been verified using PSpice simulations for 0.5 mu m CMOS technology at a supply voltage of +/- 0.75 V.
|
|
| Publisher |
Springer Verlag
|
|
| Date |
2006-03
|
|
| Type |
Article
PeerReviewed |
|
| Format |
application/pdf
|
|
| Identifier |
http://npl.csircentral.net/2480/1/67.pdf
Sharma, S. and Rajput, S. S. and Mangotra, L. K. and Jamuar, S. S. (2006) FGMOS current mirror: Behaviour and bandwidth enhancement. Analog Integrated Circuits and Signal Processing, 46. pp. 281-286. ISSN 0925-1030 |
|
| Relation |
http://npl.csircentral.net/2480/
|
|