Reversible circuits with testability using quantum controlled NOT and swap gates
IR@NISCAIR: CSIR-NISCAIR, New Delhi - ONLINE PERIODICALS REPOSITORY (NOPR)
View Archive Info| Field | Value | |
| Title |
Reversible circuits with testability using quantum controlled NOT and swap gates
|
|
| Creator |
Gaur, Hari Mohan
Singh, Ashutosh Kumar Ghanekar, Umesh |
|
| Subject |
Reversible logic
Digital design Quantum controlled gates Fault testing Bit faults |
|
| Description |
529-532
A new method of designing reversible circuits with inbuilt testability is presented by exploiting the properties of quantum controlled NOT and Swap gates. The design process is based on the methodology of placement of gates in such a manner that it produces parity preserving circuits. The testability of these circuits can be achieved by comparing the input and output parity under single bit fault detection. Experiments are conducted on a set of benchmark circuits which show an average reduction up to 51% in operating costs, when compared to existing work. |
|
| Date |
2018-07-20T07:21:49Z
2018-07-20T07:21:49Z 2018-07 |
|
| Type |
Article
|
|
| Identifier |
0975-0959 (Online); 0301-1208 (Print)
http://nopr.niscair.res.in/handle/123456789/44713 |
|
| Language |
en_US
|
|
| Rights |
<img src='http://nopr.niscair.res.in/image/cc-license-sml.png'> <a href='http://creativecommons.org/licenses/by-nc-nd/2.5/in' target='_blank'>CC Attribution-Noncommercial-No Derivative Works 2.5 India</a>
|
|
| Publisher |
NISCAIR-CSIR, India
|
|
| Source |
IJPAP Vol.56(07) [July 2018]
|
|